

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/626,420	07/24/2003	Sheueling Chang Shantz	6000-32301	9856
Robert C. Kow	7590 03/02/2007	EXAMINER JOHNSON, CARLTON		
Meyertons, Ho	od, Kivlin,			
Kowert & Goet P.O. Box 398	zel, P.C.	ART UNIT	PAPER NUMBER	
Austin, TX 787	67-0398	2136		
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		03/02/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Applica	tion No.	Applicant(s)					
Office Action Summary		10/626,	420	SHANTZ ET AL.					
		Examin	er	Art Unit					
		Cartton	V. Johnson	2136					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
A SHO WHIC - Exter after - If NO - Failur Any r	DRTENED STATUTORY PERIOD F. HEVER IS LONGER, FROM THE N. isions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comperiod for reply is specified above, the maximum step to reply within the set or extended period for reply eply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF of 37 CFR 1.136(a). In no nunication. atutory period will apply and will, by statute, cause the a	THIS COMMUNICATION event, however, may a reply be tir will expire SIX (6) MONTHS from pplication to become ABANDONE	N. mely filed the mailing date of this co D (35 U.S.C. § 133).					
Status									
2a)□	Responsive to communication(s) file This action is FINAL . Since this application is in condition closed in accordance with the pract	2b)⊠ This action is for allowance exce	pt for formal matters, pro		merits is				
Disposition of Claims									
5) □ 6) ፟ 7) □ 8) □ Applicati	Claim(s) <u>1-65</u> is/are pending in the state of the above claim(s) is/at Claim(s) is/at allowed. Claim(s) <u>1-65</u> is/are rejected. Claim(s) <u>1-65</u> is/are objected to. Claim(s) is/are object to restrict on Papers The specification is objected to by the drawing(s) filed on <u>24 July 2003</u> Applicant may not request that any objected to describe the specification is objected to by the drawing(s) filed on <u>24 July 2003</u>	re withdrawn from o ction and/or election ne Examiner. g is/are: a)⊠ accep	requirement. ted or b)⊡ objected to						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
,	ınder 35 U.S.C. § 119	-							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.									
2) Notice	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date <u>7-4-2004/12-10-2004</u> .		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal C 6) Other:	Date					

Application/Control Number: 10/626,420 Page 2

Art Unit: 2136

DETAILED ACTION

1. This action is responding to application papers filed on **7-24-2003**.

2. Claims 1 - 65 are pending. Claims 1, 18, 43, 50, 57, 61, 64, 65 are independent.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

4. Claims 1 - 65 are rejected under 35 U.S.C. 101 because the claimed invention is based on non-statutory subject matter and directed towards nothing more than the abstract idea of a mathematical algorithm. Abstract ideas are not eligible for patent protection. A claimed invention reciting a computer program product that solely calculates a mathematical formula or a computer readable medium that solely stores a mathematical formula is not directed to the type of subject matter eligible for patent protection.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent

granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1 - 65 are rejected under 35 U.S.C. 102(e) as being anticipated by Gressel et al. (US Patent No. 6,748,410).

Each independent section of the claimed invention will be addressed. The independent claim and the dependent claims based upon that independent claim recite instructions utilized to perform mathematical procedures or steps, such as multiplication and addition (i.e. summing), for an algorithm utilizing computer system processor(s) and system register(s).

Regarding Claims 1 - 17, Gressel discloses a method for operating a processor comprising: in response to executing a single arithmetic instruction, multiplying a first number by a second number; and adding implicitly a partial result from a previously executed single arithmetic instruction to generate a result that represents the first number multiplied by the second number summed with the partial result.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67: register usage; col. 8, lines 59-60: XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Regarding Claims 18 - 42, Gressel discloses a method for operating a processor

Page 4

comprising: in response to executing a single arithmetic instruction, multiplying a first

number by a second number; adding implicitly a partial result from a previously

executed single arithmetic instruction; and adding a third number to generate a result

that represents the first number multiplied by the second number summed with the

partial result and the third number.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of

arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate

cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2,

lines 4-9; col. 5, lines 58-67: register usage; col. 8, lines 59-60: XOR operation; col. 2,

lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length)

result from previous multiplication)

Regarding Claims 43 - 49, Gressel discloses a processor comprising an arithmetic

circuit, the processor responsive to execution of a single arithmetic instruction to cause

the arithmetic circuit to multiply a first and second number and add implicitly a high

order portion of a partial result from a previously executed single arithmetic instruction,

thereby generating a result that represents the first number multiplied by the second

number summed with the high order portion of the partial result.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25; acceleration, improvements of

arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate

cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67: register usage; col. 8, lines 59-60: XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Regarding Claims 50 - 56, Gressel discloses a processor comprising an arithmetic circuit the processor responsive to a single arithmetic instruction that upon execution thereof causes the arithmetic circuit to multiply a first number and a second number and add a third number and implicitly add a high order portion of a previous result from a previously executed single arithmetic instruction thereby generating a result that represents the first number multiplied with the second number, summed with the high order portion of the previous result and with the third number.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67: register usage; col. 8, lines 59-60: XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Regarding Claims 57 - 60, Gressel discloses a computer program product encoded on computer readable media, the computer program product comprising: a single arithmetic instruction causing a processor executing the single arithmetic instruction to

multiply a first number by a second number and implicitly add a high order portion of a previously executed single arithmetic instruction to generate a result that represents the first number multiplied with the second number and summed with a high order portion of a previously executed single arithmetic instruction, the single arithmetic instruction further causing the processor executing the single arithmetic instruction to keep a high order portion of the result for use with execution of a subsequent single arithmetic instruction.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67; register usage; col. 8, lines 59-60; XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Regarding Claims 61 - 63, Gressel discloses a computer program product encoded on computer readable media, the computer program product comprising a single arithmetic instruction causing a processor executing the single arithmetic instruction to: multiply a first number by a second number; add implicitly a partial multiplication result from a previously executed single arithmetic instruction and a third number to generate a result that represents the first number multiplied by the second number summed with the partial multiplication result and summed with the third number; and store a high order portion of the result for use with execution of a subsequent single arithmetic instruction.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67: register usage; col. 8, lines 59-60: XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Regarding Claim 64, Gressel discloses a processor comprising: means, responsive to a single multiply-accumulate instruction, for multiplying a first number with a second number and implicitly adding a partial result of a previously executed single multiply-accumulate instruction to generate a result that represents the first number multiplied by the second number summed with the partial result; and means for storing a high order portion of the result for use with execution of a subsequent single multiply-accumulate instruction.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of arithmetic operations; col. 3, lines 28-32: arithmetic operations utilized to generate cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67: register usage; col. 8, lines 59-60: XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Regarding Claim 65, Gressel discloses a processor comprising: means, responsive to a single multiply-accumulate instruction, for multiplying a first number with a second number and implicitly adding a partial result of a previously executed single multiplyaccumulate instruction, and for adding a third number to generate a result that represents the first number multiplied by the second number summed with the partial result and the third number; and means for storing a high order portion of the result for use with execution of a subsequent multiply-accumulate instruction.

(see Gressel col. 1, lines 39-45; col. 5, lines 23-25: acceleration, improvements of arithmetic operations; col. 3, lines 28-32; arithmetic operations utilized to generate cryptographic key(s); col. 3, lines 18-22: processor utilization for key generation; col. 2, lines 4-9; col. 5, lines 58-67; register usage; col. 8, lines 59-60; XOR operation; col. 2, lines 31-37: multiplication two values, sum two values utilizing partial (i.e. any bit length) result from previous multiplication)

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Carlton V. Johnson whose telephone number is 571-270-1032. The examiner can normally be reached on Monday thru Friday, 8:00 -5:00PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nasser Moazzami can be reached on 571-272-4195. The fax phone

Application/Control Number: 10/626,420

Art Unit: 2136

273-8300.

- - - -

number for the organization where this application or proceeding is assigned is 571-

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

NASSER MOAZZAMI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100 Carlton V. Johnson Examiner Art Unit 2136 Page 9

February 26, 2007